REVISIONS								
LTR	DESCRIPTION	DATE	APPROVED					



																	<u> </u>	ART LAR.	-
Prepared in accorda	ance wit	h ASME Y	14.24												Ve	ndor i	tem dr	awing	
REV																			
PAGE																			
REV																			
PAGE																			
REV STATUS	REV	,																	
OF PAGES	PAG	SE .	1	2	3	4	5	6	7	8	9	10	11	12					
PMIC N/A PREPARED BY RICK OFFICER				DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil/															
Original date of drav	wing	CHECKE RAJESI		ADIA					TITLE										
15-12-04		APPROVED BY CHARLES F. SAFFLE					MICROCIRCUIT, LINEAR, PRECISION, LOW POWER OPERATIONAL AMPLIFIER, MONOLITHIC SILICON												
SIZE CODE IDENT. NO. A 16236			DWG NO. V62/15606																
	REV			PAG	E 1	OF	12												

AMSC N/A 5962-V011-16

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance precision, low power operational amplifier microcircuit, with an operating temperature range of -55°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/15606	-	<u>01</u>	X T	Ę
Drawing		Device type	Case outline	Lead finish
number		(See 1.2.1)	(See 1.2.2)	(See 1.2.3)

1.2.1 Device type(s).

 Device type
 Generic
 Circuit function

 01
 OPA2211-EP
 Dual precision low power operational amplifier

1.2.2 Case outline(s). The case outline(s) are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
X	8	MO-229	Plastic quad leadless small outline

1.2.3 <u>Lead finishes</u>. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
Α	Hot solder dip
В	Tin-lead plate
С	Gold plate
D	Palladium
E	Gold flash palladium
Z	Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/15606
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

	Supply voltage ($V_S = +V_SV_S$)	40 V maximum
	Input voltage	
	Output short circuit	
	Junction temperature range (T _J)	+150°C
	Storage temperature range (T _{STG})	-65°C to +150°C
	Electrostatic discharge (V _{ESD}):	
	Human body model (HBM)	±3,000 V <u>3</u> /
	Charged device model (CDM)	±1,000 V <u>4</u> /
4	Recommended operating conditions. 5/	

Supply voltage (V _S)	4.5 V (±2.25 V) to 36 V (±18 V)
Operating temperature range (T _A)	55°C to +125°C

1.5 Thermal characteristics. 6/

Thermal metric	Symbol	Case X	Unit
Thermal resistance, junction-to-ambient	θЈА	47.3	°C/W
Thermal resistance, junction-to-case (top)	θJC(TOP)	51.8	°C/W
Thermal resistance, junction-to-board	θЈВ	21.8	°C/W
Characterization parameter, junction-to-top	ΨJT	0.7	°C/W
Characterization parameter, junction-to-board	ΨЈВ	21.9	°C/W
Thermal resistance, junction-to-case (bottom)	θ JC(BOTTOM)	4.2	°C/W

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/15606
		REV	PAGE 3

^{1/} Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Short circuit to V_S / 2 (ground in symmetrical dual supply setups), one amplifier per package.

JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

For more information about traditional and new thermal metrics, see the integrated package thermal metrics application report, SPRA953.

2. APPLICABLE DOCUMENTS

AMERICAN SOCIETY OF MECHANICAL ENGINEERS (ASME)

ASME Y14.5 M - Dimensioning and Tolerancing. (DoD adopted)

(Copies of these documents are available from www.asme.org or ASME, 3 Park Avenue, New York, NY 10016.)

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices
JEDEC JEP 155 - Recommended ESD Target Levels for HBM/MM Qualification
JEDEC JEP 157 - Recommended ESD-CDM Target Levels

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107).

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
 - A. Manufacturer's name, CAGE code, or logo
 - B. Pin 1 identifier
 - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.
 - 3.5 Diagrams.
 - 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
 - 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/15606
		REV	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions 2/	Temperature,	Device type	Lir	mits	Unit	
					Min	Max		
Offset voltage	•		·					
Input offset voltage	Vos	V _S = ±15 V	+25°C	01		±175	μV	
					±50 1	typical		
			-55°C to +125°C			±350		
Input offset voltage drift	ΔV _{OS} / ΔT		-55°C to +125°C	01	0.35	typical	μV/ °C	
Input offset voltage	PSRR	V _S = ±2.25 V to ±18 V	+25°C	01		1	μV/V	
versus power supply	рріу				0.1 typical			
			-55°C to +125°C			3		
Input bias current	-1	,	•	'		II.		
Input bias current	IB	V _{CM} = 0 V	-55°C to +125°C	01	±50 typical		nA	
						±350		
Offset current	los	OS V _{CM} = 0 V -55°C to +125	-55°C to +125°C	01	±20 typical		nA	
						±200		
Noise	•		·					
Input voltage noise	e _n	f = 0.1 Hz to 10 Hz	+25°C	01	80 t	ypical	nV _{PP}	
Input voltage noise	en	f = 10 Hz	+25°C	01	2 ty	pical	nV /	
density		f = 100 Hz			1.4 typical 1.1 typical		√Hz	
		f = 1 kHz						
Input current noise	In	f = 10 Hz	+25°C	01	3.2 t	3.2 typical		
density		f = 1 kHz			1.7 typical		√Hz	

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/15606
		REV	PAGE 5

TABLE I. $\underline{\text{Electrical performance characteristics}}$ – Continued. $\underline{1}/$

Test	Symbol	Conditions 2/	Temperature,	Device type	Lin	nits	Unit
			, and the second		Min	Max	
Input voltage range							
Common mode voltage range	V _{CM}	V _S ≥ ±5 V	+25°C	01	-V _S + 1.8	+V _S - 1.4	V
		V _S < ±5 V			-V _S + 2	+V _S - 1.4	
Common mode rejection ratio	CMRR	V _S ≥ ±5 V,	-55°C to +125°C	01	120 t	ypical	dB
. ojoonom ramo		-V _S + 2 V ≤ V _{CM} +V _S - 2 V			114		
		V _S < ±5 V,			120 t	ypical	
		-V _S + 2 V ≤ V _{CM} +V _S - 2 V			106		
Input impedance							
Differential		<u>3</u> /	+25°C	01	20k 8	typical	Ω pF
Common mode		<u>3</u> /	+25°C	01	10 ⁹ 2	typical	Ω pF
Open loop gain			·				
Open loop voltage gain	A _{OL}	$-V_S + 0.6 \ V \le V_O \le +V_S - 0.6 \ V,$	+25°C	01	114 t	ypical	dB
		R _L = 600 Ω			110		
		$-V_S + 0.2 V \le V_O \le +V_S - 0.2V$,	-55°C to +125°C		130 t	ypical	
		R _L = 10 kΩ			114		
		$-V_S + 0.6 \ V \le V_O \le +V_S - 0.6 \ V,$			100		
		I _O ≤ 15 mA					

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/15606
		REV	PAGE 6

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions 2/	Temperature,	Device type	Lin	nits	Unit
					Min	Max	
Frequency response							
Gain bandwidth	GBW	G = 100	+25°C	01	80 ty	/pical	MHz
product		G = 1			45 ty	/pical	
Slew rate	SR		+25°C	01	27 ty	/pical	V/μs
Settling time, 0.01%	ts	$V_S = \pm 15 \text{ V, G} = -1, 10 \text{ V step,}$ $C_L = 100 \text{ pF}$	+25°C	01	400 t	ypical	ns
Settling time, 0.0015% (16 bit)	ts	$V_S = \pm 15 \text{ V, G} = -1, 10 \text{ V step,}$ $C_L = 100 \text{ pF}$	+25°C	01	700 t	ypical	ns
Overload recovery time		G = -10	+25°C	01	500 t	ypical	ns
Total harmonic distortion + noise	THD+N	$G = +1, f = 1 \text{ kHz}, V_O = 3 \text{ V}_{RMS},$ $R_L = 600 \Omega$	+25°C	01	0.00001	5 typical	%
					-136	typical	dB
Output				•			
Voltage output	Vout	$A_{VOL} \ge 114 \text{ dB}, R_L = 10 \text{ k}\Omega$	-55°C to +125°C	01	-V _S + 0.2	+V _S - 0.2	V
		$A_{VOL} \ge 110 \text{ dB}, R_L = 600 \Omega$			-V _S + 0.6	+V _S - 0.6	
		$A_{VOL} \ge 100 \text{ dB}, I_O < 15 \text{ mA}$			-V _S + 0.6	+V _S - 0.6	
Short circuit current	Isc		+25°C	01	+30/-45	5 typical	mA
Open loop output impedance	ZO	f = 1 MHz	+25°C	01	5 ty	pical	Ω

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/15606
		REV	PAGE 7

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions 2/	Temperature,	Device type	Limits		Unit
					Min	Max	
Power supply							
Specified voltage	Vs		+25°C	01	±2.25	±18	V
Quiescent current	IQ	I _{OUT} = 0 A	+25°C	01	3.6 ty	/pical	mA
(per channel)						4.5	
			-55°C to +125°C			6	
Temperature range							
Operating range	TJ			01	-55	+125	°C

^{1/} Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/15606
		REV	PAGE 8

 $[\]underline{2}$ / Unless otherwise specified, R_L = 10 k Ω connected to mid supply and V_{CM} = V_{OUT} = mid supply.

^{3/} The || symbolizes that the input impedance is being represented as the resistance value is in parallel with the capacitance.




FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/15606
		REV	PAGE 9

		Dime	ensions		
Symbol	Inches		Millir	neters	
	Min	Max	Min	Max	
А	.027	.031	0.70	0.80	
A1	.000	.001	0.00	0.05	
A2	.007	NOM	0.20 NOM		
b	.007	.011	0.20	0.30	
е	.019	BSC	0.50 BSC		
D	.114	.122	2.90	3.10	
E	.114	.122	2.90	3.10	
S	.015	.023	0.40	0.60	

NOTES:

- Controlling dimensions are millimeter, inch dimensions are given for reference only.
 Dimensioning and tolerancing per ASME Y14.5M-1994.
 The package thermal pad must be soldered to the board for thermal and mechanical performance.
 Falls within reference to JEDEC MO-229.

FIGURE 1. <u>Case outline</u> - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/15606
		REV	PAGE 10

Device type	01
Case outline	X
Terminal number	symbol
1	OUTPUT A
2	-INPUT A
3	+INPUT A
4	-V _S
5	+INPUT B
6	-INPUT B
7	OUTPUT B
8	+V _S

FIGURE 2. <u>Terminal connections</u>.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/15606
		REV	PAGE 11

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6. NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Vendor item drawing administrative control number 1/	Device manufacturer CAGE code	Top side marking	Vendor part number
V62/15606-01XE	01295	OCQM	OPA2211-EP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

<u>CAGE code</u> <u>Source of supply</u>

01295 Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane

> P.O. Box 660199 Dallas, TX 75243

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/15606
		REV	PAGE 12